Searching PAJ Page 1 of 1

PATENT ABSTRACTS OF JAPAN

(11)Publication number: 10-145257 (43)Date of publication of application: 29.05.1998

(51)Int.Cl. H04B 1/26 H03D 7/16

(21)Application number: 08-312991 (71)Applicant: NEC CORP


(22)Date of filing: 08.11.1996 (72)Inventor: KOGA YASUHIRO

(54) FREQUENCY CONVERTING DEVICE

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a frequency converting device, which easily meets a desired characteristic by absorbing variations in changes of local frequency without changing a characteristic of a group delay equalizer to the fluctuation of a group delay amount and also is inexpensive and small.

SOLUTION: A frequency-converting device that includes an equalizer, which equalizes group delay distortion that occurs in a band pass filter which is mounted on an intermediate frequency of a double conversion system is provided with a 1st mixer 4 which undergoes frequency conversion of an input signal, a 1st synthesizer 7 which is connected to a local terminal of the mixer 4, a band-pass filter 5 which is connected to an output terminal of the mixer 4, a 2nd mixer 6 which is connected to an output terminal of the filter 5 and a 2nd synthesizer 8, which is connected to a local terminal of the mixer 6 and makes an output terminal of the mixer 6 its output.



* NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1]In a power converter having an equalizer for equalizing group-delay distortion generated with a band pass filter mounted in an intermediate frequency of a double conversion system, The 1st mixer that carries out frequency conversion of the input signal, and the 1st synthesizer connected to a terminal from an office of said 1st mixer, A band pass filter connected to an output terminal of said 1st mixer, and the 2nd mixer connected to an output terminal of said band pass filter, A power converter characterized by what it has the 2nd synthesizer connected to a terminal from an office of said 2nd mixer, and an output terminal of said 2nd mixer is considered for as an output.

[Claim 2]In a group-delay equalizer, the 1st mixer, a band pass filter, and a power converter provided with the 2nd mixer, A power converter characterized by a thing it was made to absorb dispersion in group-delay distortion for without making the characteristic of said group-delay equalizer variable by making it correspond to change of group delay quantity in said band pass filter, and changing frequency of a terminal from an office of said 1st and 2nd mixers. [Claim 3]In a power converter having an equalizer for equalizing group-delay distortion generated with a band pass filter mounted in an intermediate frequency of a double conversion system, The 1st mixer that carries out frequency conversion of the input signal, and the 1st synthesizer connected to a terminal from an office of said 1st mixer, A band pass filter connected to an output terminal of said 1st mixer, and the 2nd mixer connected to an output terminal of said 2nd mixer, A power converter characterized by what consider an output terminal of said 2nd mixer as an output, an output frequency of said 1st and 2nd synthesizer is made to change according to a center gap of group-delay distortion of said band pass filter, and this absorbs dispersion in group-delay distortion for.

[Claim 4]The power converter according to claim 3, wherein said 1st and 2nd synthesizers comprised a digital PLL circuit and said 2nd synthesizer is made a frequency step is coarser than said 1st synthesizer, and possible [setting out].

DETAILED DESCRIPTION

[Detailed Description of the Invention] [0001]

[Field of the Invention] Especially this invention relates to the power converter formed in the transmission system or receiving system of a satellite communication device about a power

converter.

[0002]

[Description of the Prior Art]Conventionally, in this kind of power converter, in order that the group-delay equalizer for equalizing group-delay distortion may absorb manufacturing dispersion, the variable function is needed.

[0003]Although the composition of the large good transformation time delay equalizer of the variable range of the amount of group delay equalization is proposed by JP,H03-040534,B as a variable group-delay equalizer, without having an adverse effect on an amplitude frequency characteristic, After changing group delay quantity since the amplitude frequency characteristic of the group-delay equalizer itself is changed when changing group delay quantity, it is necessary to return degradation of an amplitude frequency characteristic.

[0004] Drawing 5 is a figure showing the composition of the conventional power converter. When drawing 5 is referred to, the conventional power converter, The 1st mixer 4 that carries out frequency conversion of the input signal, and the phase lock oscillator 11 connected to the terminal from an office of the 1st mixer 4, It has the band pass filter 5 connected to the output terminal of the 1st mixer 4, the 2nd mixer 6 connected to the output terminal of the band pass filter 5, and the synthesizer 8 connected to the terminal from an office of the 2nd mixer 6, and the output of the 2nd mixer 6 is connected to the output terminal 2, and it is constituted. 9 is logic for frequency setting, such as CPU, and 10 is a good transformation group-delay equalizer. Since a gap of group-delay distortion was equalized, in the conventional composition, it was absorbing with the good transformation group-delay equalizer 10.

[Problem(s) to be Solved by the Invention]However, in order to realize a cheap and small power converter, it is necessary to absorb dispersion easily. Or what is necessary is just to make it not generate dispersion in group delay quantity.

[0006]In this case, when an intermediate frequency is low, can also solve the problem of dispersion in group delay quantity by using a digital filter so that it may be proposed by JP,S60-117926,A, for example, and the group delay quantity to generate may not vary, but. Like the power converter used for satellite communication, when an intermediate frequency is high, an analog filter must be used. As for the intermediate frequency of the power converter for satellite communication, near 1 GHz is mainly used.

[0007]Therefore, this invention is made in light of the above-mentioned circumstances, and the purpose, The desired characteristic is easily filled by absorbing dispersion by changing the frequency from an office, without changing the characteristic of a group-delay equalizer to change of group delay quantity, and it is in providing a cheap and small power converter. [0008]

[Means for Solving the Problem]In order to attain said purpose, a power converter of this invention does not change the characteristic of a group delay equalizer, in order to absorb dispersion in group-delay distortion, but changes an intermediate frequency.

[0009]In a power converter which contains more an equalizer for this invention to equalize group-delay distortion generated with a band pass filter mounted in an intermediate frequency of a double conversion system in details, The 1st mixer that carries out frequency conversion of the input signal, and a synthesizer connected to a terminal from an office of said 1st mixer, It has a band pass filter connected to an output terminal of said 1st mixer, the 2nd mixer connected to an output terminal of said band pass filter, and the 2nd synthesizer connected to a terminal from an office of said 2nd mixer, and an output terminal of said 2nd mixer is considered as an output.

[0010]

[Embodiment of the Invention]An embodiment of the invention is described with reference to Drawings below. this invention -- the frequency from an office of two pieces of the composition of double conversion -- respectively -- simultaneous -- slightly high frequency -- or it changes into slightly low frequency.

[0011] Drawing 1 is a figure showing the composition of an embodiment of the invention. The 1st mixer 4 that will carry out frequency conversion of the input signal 1 if drawing 1 is referred to, The 1st synthesizer 7 connected to the terminal from an office of the 1st mixer 4, and the band pass filter 5 connected to the output terminal of the 1st mixer 4, It has the 2nd mixer 6 connected to the output terminal of the band pass filter 5, and the 2nd synthesizer 8 connected to the terminal from an office of the 2nd mixer 6, and the output of the 2nd mixer 6 is connected to the output terminal 2, and it is constituted. In drawing 1, 3 is logic for frequency setting, such as CPU, and, as for a large step synthesizer and the 2nd Shenzhen sizer 8, a small step synthesizer and 9 control [a group delay equalizer and the 1st Shenzhen sizer 7] the frequency of the 1st and 2nd Shenzhen sizer 7 and 8. Unlike the good transformation group-delay equalizer 10 of drawing 5, let the group delay equalizer 3 be a cover half.

[0012] Drawing 2 shows one working example of the fixed time delay equalizer 3. With reference to drawing 2, the equalizer input terminal 21 is connected at the node of the end of the coil 23, and the end of the capacitor 24, It is connected with one end of the capacitor 25, the other end of the coil 23 is connected to the equalizer output terminal 22, and the node of the other end of the capacitor 24 and the other end of the capacitor 25 is grounded via the capacitor 26 and the coil 27 by which the series connection was carried out.

[0013]Drawing 3 shows one working example of the synthesizer 7 of a small step. The clock from the crystal oscillator 39 is inputted into the 38 or 1/of 1/M₁ counting-down circuit M₂. counting-down circuit 43 with reference to drawing 3, It is inputted into the frequency phase comparator (PD) 37 by the output of the counting-down circuit 38, and the frequency phase comparator 37, The frequency phase comparison result of the output of a signal and the counting-down circuit 38 which carried out dividing of the output of the mixer 34 which considers the output of the voltage controlled oscillator 33 as an input with the $1/N_1$ countingdown circuit 36 is supplied as control voltage of the voltage controlled oscillator 33 via the low pass filter (loop filter) 35. On the other hand, it is inputted into the frequency phase comparator 42 by the output of the counting-down circuit 43, and the frequency phase comparator 42, The frequency phase comparison result of the output of a signal and the counting-down circuit 43 which carried out dividing of the output of the voltage controlled oscillator 40 with the 1/N₂ counting-down circuit 41 is supplied as control voltage of the voltage controlled oscillator 40 via the low pass filter (loop filter) 44, The output of the voltage controlled oscillator 44 is inputted into the terminal from an office of the mixer 34. The data signal from CPU9 of drawing 1 is inputted into the data input terminal 31, and the division ratio of the counting-down circuits 38, 36, 43, and 41 is set to it.

[0014] Drawing 4 shows one working example of the synthesizer 8 of a large step. With reference to drawing 4, the clock from the crystal oscillator 58 is inputted into the 1/M counting-down circuit 57, it is inputted into the frequency phase comparator 56 by counting-down circuit 57 output, and the frequency phase comparator 56, The frequency phase comparison result of the output of a signal and the counting-down circuit 57 which carried out dividing of the output of the voltage controlled oscillator 53 with the counting-down circuit 55 is supplied as control voltage of the voltage controlled oscillator 53 via the low pass filter 54, and the oscillation output

of the voltage controlled oscillator 53 is supplied to the terminal from an office of the 2nd mixer 6. The data signal from CPU9 of <u>drawing 1</u> is inputted into the terminal 51, and the division ratio of the counting-down circuits 57 and 55 is set up.

[0015]For the miniaturization of a power converter, and low-cost-izing, easy digitization of adjustment is indispensable.

[0016]It is difficult in cost for the band pass filter which dispersion generates to lose ******* in analog circuitry.

[0017]Since the good transformation group-delay equalizer 10 in the conventional frequency changing circuit shown in <u>drawing 5</u> is also analog circuitry on the other hand, Since an analog/digital one, and a digital to analog are needed for digitizing, when composition becomes large and group delay quantity is changed with a good transformation group-delay equalizer, the difficulty of adjustment -- there is the necessity of returning change of an amplitude frequency characteristic -- is also produced.

[0018]By the way, the group-delay distortion of a power converter is produced with the band pass filter (5 of <u>drawing 1</u>) mounted in the intermediate frequency.

[0019]As an example, the synthesizer of 1 GHz and the 2nd from game in the 1st from game of 70 MHz/6GHz transmit frequency inverter used by the transmission system of satellite communication is 5 GHz on the problem of a spurious signal in many cases.

[0020]The intermediate frequency in this case is near 1 GHz, and in order to realize small, the band pass filter comprises a dielectric element.

[0021]If dispersion in this band pass filter is lost, dispersion in the group delay frequency characteristics of a power converter will not be produced, either, but manufacturing dispersion cannot be stopped actually. Since manufacturing dispersion is stopped, cost cannot be lowered when strict adjustment or sorting is performed.

[0022]However, as for it, dispersion in the group delay frequency characteristics of a band pass filter turns out that the most is dispersion in center frequency.

[0023] For example, when dispersion in the center frequency of a 1-GHz band pass filter is about 0.2%, a gap of the center frequency of group-delay distortion which has secondary curvature is set to 2 MHz. Since a center gap of 2-MHz group-delay distortion was equalized, as described above, with the conventional composition, it was absorbing with the good transformation group-delay equalizer 10 (refer to drawing 5).

[0024]However, in an embodiment of the invention, temporarily, when there are 2 MHz of center gaps of group-delay distortion, the 1st from game and the 2nd 2 MHz from game are shifted.

[0025]When the 2nd from game is 4900 MHz as an example, in order for the 1st from game to absorb dispersion in group-delay distortion at 1030 MHz at the beginning, the 1st from game is changed into 1032 MHz, and the 2nd from game is changed into 4902 MHz.

[0026] That is, even if it sets it as the same output frequency, the 1st [in all] from game, the 2nd from game, and an intermediate frequency are changed into a gap of the band pass filter 5.

[0027]And at the time of production, the frequency of a gap of a band pass filter performs initial setting so that group-delay distortion may become small most.

[0028]In an embodiment of the invention, although the 1st from game needs to change into a synthesizer the portion which was a fixed local conventionally, Composition does not become complicated, in order to comprise a digital PLL circuit from the first and to only change the division ratio (counting-down circuits 57 and 55), as shown in drawing 4.

[0029]Since the frequency revision from the 1st game is only for absorbing dispersion in group

delay quantity, it does not require the small step which makes a 575-MHz zone lock at 125 kHz like the synthesizer 7 from the 2nd game.

[0030]For this reason, there is an at most 1-MHz step, and sufficient zone to be changed is about **5 MHz.

[0031]For this reason, since the 2nd synthesizer 8 can be constituted from a digital PLL circuit of single looping as shown in <u>drawing 4</u>, the difference from the conventional system shown in <u>drawing 5</u> currently used on the fixed local serves as [whether the data for initial setting is only received from the exterior, and] a chisel.

[0032]Since dispersion is absorbed by changing the frequency from an office in this way according to the embodiment of the invention, without changing the characteristic of a group-delay equalizer to change of group delay quantity, the characteristic can be satisfied easily. [0033]

[Effect of the Invention] As explained above, according to this invention, since it is not necessary to use a variable group-delay equalizer like before, the effect that a cheap and small power converter is realizable is done so.

TECHNICAL FIELD

[Field of the Invention] Especially this invention relates to the power converter formed in the transmission system or receiving system of a satellite communication device about a power converter.

PRIOR ART

[Description of the Prior Art]Conventionally, in this kind of power converter, in order that the group-delay equalizer for equalizing group-delay distortion may absorb manufacturing dispersion, the variable function is needed.

[0003] Although the composition of the large good transformation time delay equalizer of the variable range of the amount of group delay equalization is proposed by JP,H03-040534,B as a variable group-delay equalizer, without having an adverse effect on an amplitude frequency characteristic, After changing group delay quantity since the amplitude frequency characteristic of the group-delay equalizer itself is changed when changing group delay quantity, it is necessary to return degradation of an amplitude frequency characteristic.

[0004] Drawing 5 is a figure showing the composition of the conventional power converter. When drawing 5 is referred to, the conventional power converter, The 1st mixer 4 that carries out frequency conversion of the input signal, and the phase lock oscillator 11 connected to the terminal from an office of the 1st mixer 4, It has the band pass filter 5 connected to the output terminal of the 1st mixer 4, the 2nd mixer 6 connected to the output terminal of the band pass filter 5, and the synthesizer 8 connected to the terminal from an office of the 2nd mixer 6, and the output of the 2nd mixer 6 is connected to the output terminal 2, and it is constituted. 9 is logic for frequency setting, such as CPU, and 10 is a good transformation group-delay equalizer. Since a gap of group-delay distortion was equalized, in the conventional composition, it was absorbing with the good transformation group-delay equalizer 10.

EFFECT OF THE INVENTION

[Effect of the Invention] As explained above, according to this invention, since it is not necessary to use a variable group-delay equalizer like before, the effect that a cheap and small power converter is realizable is done so.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention]However, in order to realize a cheap and small power converter, it is necessary to absorb dispersion easily. Or what is necessary is just to make it not generate dispersion in group delay quantity.

[0006]In this case, when an intermediate frequency is low, can also solve the problem of dispersion in group delay quantity by using a digital filter so that it may be proposed by JP,S60-117926,A, for example, and the group delay quantity to generate may not vary, but. Like the power converter used for satellite communication, when an intermediate frequency is high, an analog filter must be used. As for the intermediate frequency of the power converter for satellite communication, near 1 GHz is mainly used.

[0007]Therefore, this invention is made in light of the above-mentioned circumstances, and the purpose, The desired characteristic is easily filled by absorbing dispersion by changing the frequency from an office, without changing the characteristic of a group-delay equalizer to change of group delay quantity, and it is in providing a cheap and small power converter.

MEANS

[Means for Solving the Problem]In order to attain said purpose, a power converter of this invention does not change the characteristic of a group delay equalizer, in order to absorb dispersion in group-delay distortion, but changes an intermediate frequency.

[0009]In a power converter which contains more an equalizer for this invention to equalize group-delay distortion generated with a band pass filter mounted in an intermediate frequency of a double conversion system in details, The 1st mixer that carries out frequency conversion of the input signal, and a synthesizer connected to a terminal from an office of said 1st mixer, It has a band pass filter connected to an output terminal of said 1st mixer, the 2nd mixer connected to an output terminal of said band pass filter, and the 2nd synthesizer connected to a terminal from an office of said 2nd mixer, and an output terminal of said 2nd mixer is considered as an output. [0010]

[Embodiment of the Invention]An embodiment of the invention is described with reference to Drawings below. this invention -- the frequency from an office of two pieces of the composition of double conversion -- respectively -- simultaneous -- slightly high frequency -- or it changes into slightly low frequency.

[0011]Drawing 1 is a figure showing the composition of an embodiment of the invention. The 1st mixer 4 that will carry out frequency conversion of the input signal 1 if drawing 1 is referred to, The 1st synthesizer 7 connected to the terminal from an office of the 1st mixer 4, and the band pass filter 5 connected to the output terminal of the 1st mixer 4, It has the 2nd mixer 6 connected to the output terminal of the band pass filter 5, and the 2nd synthesizer 8 connected to the terminal from an office of the 2nd mixer 6, and the output of the 2nd mixer 6 is connected to the output terminal 2, and it is constituted. In drawing 1, 3 is logic for frequency setting, such as CPU, and, as for a large step synthesizer and the 2nd Shenzhen sizer 8, a small step synthesizer and 9 control [a group delay equalizer and the 1st Shenzhen sizer 7] the frequency of the 1st

and 2nd Shenzhen sizer 7 and 8. Unlike the good transformation group-delay equalizer 10 of drawing 5, let the group delay equalizer 3 be a cover half.

[0012] Drawing 2 shows one working example of the fixed time delay equalizer 3. With reference to drawing 2, the equalizer input terminal 21 is connected at the node of the end of the coil 23, and the end of the capacitor 24, It is connected with one end of the capacitor 25, the other end of the coil 23 is connected to the equalizer output terminal 22, and the node of the other end of the capacitor 24 and the other end of the capacitor 25 is grounded via the capacitor 26 and the coil 27 by which the series connection was carried out.

[0013]Drawing 3 shows one working example of the synthesizer 7 of a small step. The clock from the crystal oscillator 39 is inputted into the 38 or 1/of 1/M₁ counting-down circuit M₂ counting-down circuit 43 with reference to drawing 3, It is inputted into the frequency phase comparator (PD) 37 by the output of the counting-down circuit 38, and the frequency phase comparator 37, The frequency phase comparison result of the output of a signal and the counting-down circuit 38 which carried out dividing of the output of the mixer 34 which considers the output of the voltage controlled oscillator 33 as an input with the $1/N_1$ countingdown circuit 36 is supplied as control voltage of the voltage controlled oscillator 33 via the low pass filter (loop filter) 35. On the other hand, it is inputted into the frequency phase comparator 42 by the output of the counting-down circuit 43, and the frequency phase comparator 42, The frequency phase comparison result of the output of a signal and the counting-down circuit 43 which carried out dividing of the output of the voltage controlled oscillator 40 with the 1/N₂ counting-down circuit 41 is supplied as control voltage of the voltage controlled oscillator 40 via the low pass filter (loop filter) 44, The output of the voltage controlled oscillator 44 is inputted into the terminal from an office of the mixer 34. The data signal from CPU9 of drawing 1 is inputted into the data input terminal 31, and the division ratio of the counting-down circuits 38, 36, 43, and 41 is set to it.

[0014]Drawing 4 shows one working example of the synthesizer 8 of a large step. With reference to drawing 4, the clock from the crystal oscillator 58 is inputted into the 1/M counting-down circuit 57, it is inputted into the frequency phase comparator 56 by counting-down circuit 57 output, and the frequency phase comparator 56, The frequency phase comparison result of the output of a signal and the counting-down circuit 57 which carried out dividing of the output of the voltage controlled oscillator 53 with the counting-down circuit 55 is supplied as control voltage of the voltage controlled oscillator 53 via the low pass filter 54, and the oscillation output of the voltage controlled oscillator 53 is supplied to the terminal from an office of the 2nd mixer 6. The data signal from CPU9 of drawing 1 is inputted into the terminal 51, and the division ratio of the counting-down circuits 57 and 55 is set up.

[0015]For the miniaturization of a power converter, and low-cost-izing, easy digitization of adjustment is indispensable.

[0016]It is difficult in cost for the band pass filter which dispersion generates to lose ******** in analog circuitry.

[0017]Since the good transformation group-delay equalizer 10 in the conventional frequency changing circuit shown in <u>drawing 5</u> is also analog circuitry on the other hand, Since an analog/digital one, and a digital to analog are needed for digitizing, when composition becomes large and group delay quantity is changed with a good transformation group-delay equalizer, the difficulty of adjustment -- there is the necessity of returning change of an amplitude frequency characteristic -- is also produced.

[0018]By the way, the group-delay distortion of a power converter is produced with the band

pass filter (5 of <u>drawing 1</u>) mounted in the intermediate frequency.

[0019]As an example, the synthesizer of 1 GHz and the 2nd from game in the 1st from game of 70 MHz/6GHz transmit frequency inverter used by the transmission system of satellite communication is 5 GHz on the problem of a spurious signal in many cases.

[0020]The intermediate frequency in this case is near 1 GHz, and in order to realize small, the band pass filter comprises a dielectric element.

[0021]If dispersion in this band pass filter is lost, dispersion in the group delay frequency characteristics of a power converter will not be produced, either, but manufacturing dispersion cannot be stopped actually. Since manufacturing dispersion is stopped, cost cannot be lowered when strict adjustment or sorting is performed.

[0022]However, as for it, dispersion in the group delay frequency characteristics of a band pass filter turns out that the most is dispersion in center frequency.

[0023]For example, when dispersion in the center frequency of a 1-GHz band pass filter is about 0.2%, a gap of the center frequency of group-delay distortion which has secondary curvature is set to 2 MHz. Since a center gap of 2-MHz group-delay distortion was equalized, as described above, with the conventional composition, it was absorbing with the good transformation group-delay equalizer 10 (refer to <u>drawing 5</u>).

[0024]However, in an embodiment of the invention, temporarily, when there are 2 MHz of center gaps of group-delay distortion, the 1st from game and the 2nd 2 MHz from game are shifted.

[0025]When the 2nd from game is 4900 MHz as an example, in order for the 1st from game to absorb dispersion in group-delay distortion at 1030 MHz at the beginning, the 1st from game is changed into 1032 MHz, and the 2nd from game is changed into 4902 MHz.

[0026]That is, even if it sets it as the same output frequency, the 1st [in all] from game, the 2nd from game, and an intermediate frequency are changed into a gap of the band pass filter 5.

[0027]And at the time of production, the frequency of a gap of a band pass filter performs initial setting so that group-delay distortion may become small most.

[0028]In an embodiment of the invention, although the 1st from game needs to change into a synthesizer the portion which was a fixed local conventionally, Composition does not become complicated, in order to comprise a digital PLL circuit from the first and to only change the division ratio (counting-down circuits 57 and 55), as shown in <u>drawing 4</u>.

[0029]Since the frequency revision from the 1st game is only for absorbing dispersion in group delay quantity, it does not require the small step which makes a 575-MHz zone lock at 125 kHz like the synthesizer 7 from the 2nd game.

[0030]For this reason, there is an at most 1-MHz step, and sufficient zone to be changed is about **5 MHz.

[0031]For this reason, since the 2nd synthesizer 8 can be constituted from a digital PLL circuit of single looping as shown in <u>drawing 4</u>, the difference from the conventional system shown in <u>drawing 5</u> currently used on the fixed local serves as [whether the data for initial setting is only received from the exterior, and] a chisel.

[0032]Since dispersion is absorbed by changing the frequency from an office in this way according to the embodiment of the invention, without changing the characteristic of a group-delay equalizer to change of group delay quantity, the characteristic can be satisfied easily.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is a figure showing the composition of an embodiment of the invention.

[Drawing 2]It is a figure showing one working example of the group delay equalizer of the immobilization in an embodiment of the invention.

[Drawing 3] It is a figure showing one working example of the small step synthesizer in an embodiment of the invention.

[Drawing 4] It is a figure showing one working example of the large step synthesizer in an embodiment of the invention.

[Drawing 5] It is a figure showing the composition of the conventional power converter.

[Description of Notations]

- 1 Input terminal
- 2 Output terminal
- 3 Group delay equalizer
- 4 and 6 Mixer
- 5 Band pass filter
- 7 Large step synthesizer
- 8 Small step synthesizer
- 9 Logic for frequency setting
- 10 Good transformation group-delay equalizer
- 11 Phase lock oscillator
- 21 Equalizer input terminal
- 22 Equalizer output terminal
- 23 and 27 Coil
- 24, 25, and 26 Capacitor
- 31 Synthesizer input terminal
- 32 Synthesizer output terminal
- 33 and 40 Voltage controlled oscillator
- 34 Mixer
- 35 and 44 Low pass filter
- 36, 38, 41, and 43 Counting-down circuit
- 37 and 42 Frequency phase comparator
- 39 Crystal oscillator
- 51 Synthesizer input terminal
- 52 Synthesizer output terminal
- 53 Voltage controlled oscillator
- 54 Low pass filter
- 35 and 57 Counting-down circuit
- 56 Frequency phase comparator
- 58 Crystal oscillator

[Translation done.]

(19)日本国特許庁 (JP) (12) 公開特許公報(A)

(11)特許出願公開番号

特開平10-145257

(43)公開日 平成10年(1998) 5月29日

(51) Int.Cl. ⁶		識別記号	FΙ		
H 0 4 B	1/26		H04B	1/26	H
					K
H 0 3 D	7/16		H03D	7/16	

請求項の数4 FD (全 6 頁) 審査請求 有

(21)出顧番号	特願平8-312991	(71) 出顧人	000004237	
			日本電気株式会社	
(22) 出願日	平成8年(1996)11月8日		東京都港区芝五丁目7番1号	
		(72)発明者	古賀 安博	
			東京都港区芝五丁目7番1号	日本電気株


式会社内 (74)代理人 弁理士 加藤 朝道

(54) 【発明の名称】 周波数変換装置

(57)【要約】

【課題】群遅延量の変動に対して群遅延等化器の特性を 変更することなく、局発の周波数を変更することによっ てばらつきを吸収することにより、所望の特性を容易に 満たすと共に、安価且つ小型の周波数変換装置の提供。

【解決手段】ダブルコンバージョン方式の中間周波数に 実装されたバンドパスフィルタで発生する群遅延歪を等 化するための等化器を内蔵する周波数変換装置におい て、入力信号を周波数変換する第1の混合器4と、第1 の混合器の局発端子に接続された第1のシンセサイザ7 と、第1の混合器の出力端子に接続されたバンドパスフ ィルタ5と、バンドパスフィルタの出力端子に接続され た第2の混合器6と、第2の混合器の局発端子に接続さ れた第2のシンセサイザ8と、を備え、第2の混合器の 出力端子を出力とする。



【特許請求の範囲】

【請求項1】ダブルコンバージョン方式の中間周波数に 実装されたバンドパスフィルタで発生する群遅延歪を等 化するための等化器を内蔵する周波数変換装置におい て、

入力信号を周波数変換する第1の混合器と、

前記第1の混合器の局発端子に接続された第1のシンセサイザと、

前記第1の混合器の出力端子に接続されたバンドパスフィルタと、

前記バンドパスフィルタの出力端子に接続された第2の 混合器と、

前記第2の混合器の局発端子に接続された第2のシンセサイザと、

を備え、

前記第2の混合器の出力端子を出力とする、

ことを特徴とする周波数変換装置。

【請求項2】群遅延等化器、第1の混合器、バンドパスフィルタ、及び第2の混合器を備えてなる周波数変換装置において、

前記バンドパスフィルタにおける群遅延量の変動に対応させて、前記第1、及び第2の混合器の局発端子の周波数を変更することによって、前記群遅延等化器の特性を可変とせずに、群遅延歪のばらつきを吸収するようにした、ことを特徴とする周波数変換装置。

【請求項3】ダブルコンバージョン方式の中間周波数に 実装されたバンドパスフィルタで発生する群遅延歪を等 化するための等化器を内蔵する周波数変換装置におい て

入力信号を周波数変換する第1の混合器と、

前記第1の混合器の局発端子に接続された第1のシンセサイザと、

前記第1の混合器の出力端子に接続されたバンドパスフィルタと、

前記バンドパスフィルタの出力端子に接続された第2の 混合器と、

前記第2の混合器の局発端子に接続された第2のシンセサイザと、

を備え、

前記第2の混合器の出力端子を出力とし、

前記バンドパスフィルタの群遅延歪のセンターずれに合わせて前記第1、第2のシンセサイザの出力周波数を可変させ、これにより群遅延歪のばらつきを吸収する、ことを特徴とする周波数変換装置。

【請求項4】前記第1及び第2のシンセサイザがディジタルPLL回路で構成され、前記第2のシンセサイザが前記第1のシンセサイザよりも周波数ステップが粗く設定可とされたことを特徴とする請求項3記載の周波数変換装置。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明は、周波数変換装置に 関し、特に衛星通信装置の送信系または受信系に設けられる周波数変換装置に関する。

[0002]

【従来の技術】従来、この種の周波数変換装置において、群遅延歪を等化するための群遅延等化器は、製造上のばらつきを吸収するために可変機能が必要とされている。

【0003】可変の群遅延等化器として、特公平03-040534号公報には、振幅周波数特性に悪影響を与えることなく群遅延時間等化量の可変範囲の広い可変型遅延時間等化器の構成が提案されているが、群遅延量を変更するときに、群遅延等化器自体の振幅周波数特性が変動するため群遅延量を変更した後に、振幅周波数特性の劣化を戻す必要がある。

【0004】図5は、従来の周波数変換装置の構成を示す図である。図5を参照すると、従来の周波数変換装置は、入力信号を周波数変換する第1の混合器4と、第1の混合器4の局発端子に接続された位相同期発振器11と、第1の混合器4の出力端子に接続されたバンドパスフィルタ5と、バンドパスフィルタ5の出力端子に接続された第2の混合器6と、第2の混合器6の局発端子に接続されたシンセサイザ8と、を備え、第2の混合器6の出力を出力端子2に接続して構成されている。9はCPU等の周波数設定用ロジック、10は可変型群遅延等化器である。群遅延歪のずれを等化するために、従来の構成では、可変型群遅延等化器10で吸収していた。

[0005]

【発明が解決しようとする課題】しかしながら、安価かつ小型の周波数変換装置を実現するためには、容易にばらつきを吸収する必要がある。あるいは、群遅延量のばらつきを発生しないようにすれば良い。

【0006】この場合、中間周波数が低い場合には、例えば特開昭60-117926号公報に提案されるように、発生する群遅延量がばらつかないようにディジタルフィルタを使用することで群遅延量のばらつきの問題を解決することもできるが、衛星通信に使用する周波数変換装置のように、中間周波数が高い場合には、アナログフィルタを使用せざるを得ない。衛星通信用周波数変換装置の中間周波数は、おもに1GHz付近が使用される。

【 O O O 7 】したがって、本発明は、上記事情に鑑みてなされたものであって、その目的は、群遅延量の変動に対して群遅延等化器の特性を変更することなく、局発の周波数を変更することによってばらつきを吸収することにより、所望の特性を容易に満たすと共に、安価且つ小型の周波数変換装置を提供することにある。

[0008]

【課題を解決するための手段】前記目的を達成するた

め、本発明の周波数変換装置は、群遅延歪のばらつきを 吸収するために群遅延時間等化器の特性を変更するので なく、中間周波数を変更するようにしたものである。

【0009】より詳細には、本発明は、ダブルコンバージョン方式の中間周波数に実装されたバンドパスフィルタで発生する群遅延歪を等化するための等化器を内蔵する周波数変換装置において、入力信号を周波数変換する第1の混合器と、前記第1の混合器の局発端子に接続されたシンセサイザと、前記第1の混合器の出力端子に接続されたバンドパスフィルタと、前記バンドパスフィルタの出力端子に接続された第2の混合器と、前記第2の混合器の局発端子に接続された第2のシンセサイザと、を備え、前記第2の混合器の出力端子を出力とする、ことを特徴とする。

[0010]

【発明の実施の形態】本発明の実施の形態について以下に図面を参照して説明する。本発明は、ダブルコンバージョンの構成の2個の局発周波数をそれぞれ同時にわずかに高い周波数かまたはわずかに低い周波数に変更するものである。

【0011】図1は、本発明の実施の形態の構成を示す図である。図1を参照すると、入力信号1を周波数変換する第1の混合器4と、第1の混合器4の局発端子に接続された第1のシンセサイザ7と、第1の混合器4の出力端子に接続された第2の混合器6と、第2の混合器6の局発端子に接続された第2の混合器6と、第2の混合器6の局発端子に接続された第2のシンセサイザ8と、を備え、第2の混合器6の出力を出力端子に接続して構成されている。図1において、3は群遅延時間等化器、第1のシンセンサイザ7はラージステップシンセサイザ、第2のシンセンサイザ7はラージステップシンセサイザ、また9はCPU等の周波数設定用ロジックであり、第1、第2のシンセンサイザ7、8の周波数を制御する。群遅延時間等化器3は、図5の可変型群遅延等化器10と異なり、固定型とされる。

【0012】図2は、固定の遅延時間等化器3の一実施例を示している。図2を参照して、等化器入力端子21は、コイル23の一端とコンデンサ24の一端の接続点に接続され、コイル23の他端はコンデンサ25の一端と接続されて等化器出力端子22に接続され、コンデンサ24の他端とコンデンサ25の他端の接続点は、直列接続されたコンデンサ26とコイル27を介して接地されている。

【0013】図3は、スモールステップのシンセサイザ 7の一実施例を示している。図3を参照して、クリスタル発振器39からのクロックは $1/M_1$ 分周器38、 $1/M_2$ 分周器43に入力されており、分周器38の出力は周波数位相比較器 (PD) 37に入力され、周波数位相比較器37は、電圧制御発振器33の出力を入力とする混合器34の出力を $1/N_1$ 分周器36で分周した信

号と分周器 380出力の周波数位相比較結果をローパスフィルタ(ループフィルタ) 35を介して電圧制御発振器 30制御電圧として供給する。一方、分周器 43の出力は周波数位相比較器 42は、電圧制御発振器 40の出力を $1/N_2$ 分周器 41で分周した信号と分周器 43の出力の周波数位相比較結果をローパスフィルタ(ループフィルタ) 44を介して電圧制御発振器 40の制御電圧として供給し、電圧制御発振器 44の出力は混合器 34の局発端子に入力されている。また、データ入力端子 31には、図 10 C PU 9 からのデータ信号が入力され、分周器 38 、36 、43 、及び 41 の分周比を設定する。

【0014】図4は、ラージステップのシンセサイザ8の一実施例を示している。図4を参照して、クリスタル発振器58からのクロックは1/M分周器57に入力され、分周器57出力は周波数位相比較器56に入力され、周波数位相比較器56は、電圧制御発振器53の出力を分周器55で分周した信号と分周器57の出力の周波数位相比較結果をローパスフィルタ54を介して電圧制御発振器53の発振出力が第2の混合器6の局発端子に供給される。端子51には図1のCPU9からのデータ信号が入力され、分周器57、55の分周比を設定する。

【0015】周波数変換装置の小型化と低コスト化のためには調整の容易なディジタル化が欠かせない。

【0016】ばらつきが発生するバンドパスフィルタが アナログ回路でりばらつきをなくすことはコスト的に困 難である。

【 0 0 1 7 】一方、図 5 に示した従来の周波数変換回路 における可変型群遅延等化器 1 0 もアナログ回路である ため、ディジタル化するにはアナログ/ディジタル、ディジタル/アナログ変換が必要とされるため、構成が大きくなり、また可変型群遅延等化器で群遅延量を変更する際には、振幅周波数特性の変動を戻す必要があるなど 調整の困難さも生じる。

【0018】ところで、周波数変換装置の群遅延歪は、中間周波数に実装されたバンドパスフィルタ(図1の5)で生じる。

【0019】一例として、衛星通信の送信系で使用する 70MHz/6GHz送信周波数変換装置は、スプリアス信号の問題で、第1局発が1GHz、第2局発のシンセサイザが<math>5GHzであることが多い。

【0020】この場合の中間周波数は1GHz付近であり、小型に実現するために、バンドパスフィルタは誘電体素子で構成されている。

【0021】このバンドパスフィルタのばらつきを無くせば周波数変換装置の群遅延特性のばらつきも生じないが、実際には製造上のばらつきを抑えることはできない。製造上のばらつきを抑えるため、厳密な調整または選別を行なった場合コストを下げることはできない。

【0022】しかし、バンドパスフィルタの群遅延特性 のばらつきは、そのほとんどが中心周波数のばらつきで あることが分かっている。

【0023】例えば、1GHzバンドパスフィルタの中心周波数のばらつきが約0.2%であった場合、2次曲率を有する群遅延歪の中心周波数のずれは2MHzとなる。2MHzの群遅延歪のセンターずれを等化するために、従来の構成では、上記したように、可変型群遅延等化器10(図5参照)で吸収していた。

【0024】しかし、本発明の実施の形態においては、 仮に、群遅延歪のセンターずれが2MHzある場合に は、第1局発と第2局発を2MHzずらす。

【0025】一例として、当初第1局発が1030MH zで、第2局発が4900MHzであったとき、群遅延 歪のばらつきを吸収するために、第1局発を1032M Hz、第2局発を4902MHzに変更する。

【0026】すなわち同じ出力周波数に設定しても、バンドパスフィルタ5のずれに合わせて第1局発と第2局発、中間周波数を変える。

【 0 0 2 7 】 そして、バンドパスフィルタのずれの周波数は、生産時に、最も群遅延歪が小さくなるよう初期設定を行なう。

【0028】本発明の実施の形態において、第1局発は、従来固定ローカルであった部分をシンセサイザに変更する必要があるが、図4に示すように、もともとディジタルPLL回路で構成されており、その分周比(分周器57、55)を変更するだけであるため、構成が複雑になることはない。

【0029】第1局発の周波数変更は、群遅延量のばらつきを吸収するためだけであるため、第2局発のシンセサイザ7のように575MHzの帯域を125KHzでロックさせるスモールステップを要求するものでない。【0030】このため、たかだか1MHzzテップもあ

【0030】このため、たかだか1MHzステップもあれば十分であり、かつ変更が必要な帯域も $\pm 5MHz$ 程度である。

【0031】このため、第2のシンセサイザ8は、図4に示すように、シングルループ型のディジタルPLL回路で構成することができるため、固定ローカルで使用している図5に示した従来方式との違いは、単に外部から初期設定用データを受けるかどうかのみとなる。

【0032】本発明の実施の形態によれば、このように、群遅延量の変動に対して群遅延等化器の特性を変更することなく、局発の周波数を変更することによってばらつきを吸収しているため、容易に特性を満足することができる。

[0033]

【発明の効果】以上説明したように、本発明によれば、 従来のように可変の群遅延等化器を使用する必要がない ため、安価にかつ小型の周波数変換装置を実現すること ができるという効果を奏する。

【図面の簡単な説明】

【図1】本発明の実施の形態の構成を示す図である。

【図2】本発明の実施の形態における固定の群遅延時間 等化器の一実施例を示す図である。

【図3】本発明の実施の形態におけるスモールステップ シンセサイザの一実施例を示す図である。

【図4】本発明の実施の形態におけるラージステップシンセサイザの一実施例を示す図である。

【図5】従来の周波数変換装置の構成を示す図である。 【符号の説明】

- 1 入力端子
- 2 出力端子
- 3 群遅延時間等化器
- 4、6 混合器
- 5 バンドパスフィルタ
- 7 ラージステップシンセサイザ
- 8 スモールステップシンセサイザ
- 9 周波数設定用ロジック
- 10 可変型群遅延等化器
- 11 位相同期発振器
- 21 等化器入力端子
- 22 等化器出力端子
- 23、27 コイル
- 24、25、26 コンデンサ
- 31 シンセサイザ入力端子
- 32 シンセサイザ出力端子
- 33、40 電圧制御発振器
- 34 混合器
- 35、44 ローパスフィルタ
- 36、38、41、43 分周器
- 37、42 周波数位相比較器
- 39 クリスタル発振器
- 51 シンセサイザ入力端子
- 52 シンセサイザ出力端子
- 53 電圧制御発振器
- 54 ローパスフィルタ
- 35、57 分周器
- 56 周波数位相比較器
- 58 クリスタル発振器

